发明名称 Semiconductor package, manufacturing method of semiconductor package
摘要 A small semiconductor package having two electrodes suppressing the cost and featuring high reliability. The package has a structure in which an anode and a cathode are arranged on one surface of a semiconductor chip, each electrode having a bump electrode for connecting the electrode to an external substrate. An insulating resin is provided on the surface of the semiconductor chip and on the surfaces of the bump electrodes except at least the connection portions to the external substrate.
申请公布号 US2003094621(A1) 申请公布日期 2003.05.22
申请号 US20020294619 申请日期 2002.11.15
申请人 TERAMAE TOSHIYA;SAEKI JUNICHI;ICHINOSE YASUHARU;SUZUKI SHUICHI 发明人 TERAMAE TOSHIYA;SAEKI JUNICHI;ICHINOSE YASUHARU;SUZUKI SHUICHI
分类号 H01L21/60;H01L21/56;H01L23/31;H01L23/485;H01L29/06;(IPC1-7):H01L33/00 主分类号 H01L21/60
代理机构 代理人
主权项
地址