发明名称 LOAD BALANCED SCALABLE NETWORK GATEWAY PROCESSOR ARCHITECTURE
摘要 <p>A network gateway processor architecture including a scalable array of compute processors functions to convert inbound data packets to outbound data packets. An ingress processor, coupleable to a first network, receives inbound data packets and is coupled to provide the inbound data packets to the compute processors. An egress processor, coupleable to a second network, is coupled to the compute processors to collect and forward outbound data packets to the second network. The ingress processor distributes inbound data packets to the compute processors based on a least load value selected from current load values determined for respective compute processors of the scalable array. The current load values represent estimated processing completion times for the respective compute processors of the scalable array. Preferably, the current load values are dynamically derived with respect to the size of the inbound data packets and the performance of the respective compute processors.</p>
申请公布号 WO2003034203(A1) 申请公布日期 2003.04.24
申请号 US2002030144 申请日期 2002.09.23
申请人 发明人
分类号 主分类号
代理机构 代理人
主权项
地址
您可能感兴趣的专利