发明名称 Reduction of negative bias temperature instability using fluorine implantation
摘要 A process of fabricating a p-type metal oxide semiconductor to affect reduction of negative bias temperature instability (NBTI) in the formed p-type metal oxide semiconductor structure by:a) forming a gate on a gate oxide in a substrate;b) forming a spacer on a sidewall of the gate;c) forming a source/drain extension beside the gate oxide in the substrate or forming a lightly doped drain (LDD) implantation into the gate oxide; andd) implanting F2 between the gate oxide and the source drain extension at a sufficiently large tilted angle and in sufficient amount to affect reduction of negative bias temperature instability characteristics lower than without F2 implantation.
申请公布号 US6544853(B1) 申请公布日期 2003.04.08
申请号 US20020050528 申请日期 2002.01.18
申请人 INFINEON TECHNOLOGIES AG 发明人 LIN CHUAN
分类号 H01L21/265;H01L21/336;(IPC1-7):H01L21/48;H01L21/20 主分类号 H01L21/265
代理机构 代理人
主权项
地址
您可能感兴趣的专利