发明名称 |
PLL circuit having a phase offset detecting phase comparator |
摘要 |
A phase-offset detecting phase comparator for comparing a reference signal and an auxiliary comparison signal which is a frequency-divided VCO output in terms of a phase to detect phase offset, and producing first and second delay control signals corresponding to the phase offset; a first delay element for adding delay to the auxiliary comparison signal by the first delay control signal to produce a comparison signal; a second delay element for adding delay to the VCO output by the second delay control signal to produce a PLL output; and a dummy frequency divider for adding delay corresponding to a frequency divider to the PLL output are provided.
|
申请公布号 |
US6542038(B2) |
申请公布日期 |
2003.04.01 |
申请号 |
US20010986288 |
申请日期 |
2001.11.08 |
申请人 |
MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. |
发明人 |
NISHIMURA KAZUKO;IWATA TORU |
分类号 |
H03L7/08;H03L7/081;H03L7/087;H03L7/089;H03L7/093;H03L7/18;(IPC1-7):H03L7/00 |
主分类号 |
H03L7/08 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|