发明名称
摘要 To provide a semiconductor memory device in which no separation of a silicide layer formed on a control gate takes place and a process for manufacturing the same. A gate dielectric layer and floating gate (4 in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>) are formed on a silicon substrate. A sidewall made of polysilicon (7 in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>) is disposed on the lateral side of the floating gate in such a manner that a stop oxide layer (6a in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>) which functions as an etching stop for the polysilicon is sandwiched between the floating gate and the sidewall. A control gate (8 in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>) is laminated on the upper side of the floating gate having a step which is sloped by the sidewall in such a manner that an ONO layer (5 in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>) is sandwiched between the floating gate and the control gate.
申请公布号 KR100371751(B1) 申请公布日期 2003.02.11
申请号 KR20000014452 申请日期 2000.03.22
申请人 发明人
分类号 H01L27/115;H01L21/28;H01L21/8247;H01L29/788;H01L29/792 主分类号 H01L27/115
代理机构 代理人
主权项
地址