A tray (10) for semiconductors having a tray portion (12), a rail portion (14), and an intermediate portion (30). The tray portion has a plurality of chip recesses (20) formed therein. The rail portion extends substantially around the tray portion. The intermediate portion interconnects the tray portion and the rail portion and is oriented at an angle of more then 115 DEG with respect to the rail portion.
