发明名称 Increasing precision in multi-stage processing of digital signals
摘要 Precision of multi-stage digital signal processing is increased by preserving least significant bits of one or more output samples of a particular processing stage, having finite word widths, while avoiding the loss of most significant bits. The technique is applicable to one or more stages of multi-stage digital signal processing, thereby increasing precision therein and the signal-to-noise ratio. A plurality of output samples are calculated using a plurality of input samples, and the dynamic range of one or more of the output samples is decreased if the output sample can be represented in a smaller dynamic range without losing a significant bit. The input samples of a particular stage, obtained from the output samples of a previous stage, may further be normalized so that the input samples are represented in the same dynamic range before being processed.
申请公布号 US2003018677(A1) 申请公布日期 2003.01.23
申请号 US20020092927 申请日期 2002.03.06
申请人 MATHUR ASHISH;GOPALASWAMY SRINIVASAN;JAIN PRADEEP 发明人 MATHUR ASHISH;GOPALASWAMY SRINIVASAN;JAIN PRADEEP
分类号 H04L27/26;(IPC1-7):G06F7/38 主分类号 H04L27/26
代理机构 代理人
主权项
地址
您可能感兴趣的专利