发明名称 Semiconductor memory device having a redundant block and reduced power consumption
摘要 A redundant circuit of the semiconductor memory device is composed of a fuse block which assigns addresses of defective memory cells by selectively disconnecting fuses of the fuse block, address latches which individually generate and hold fuse information depending on whether the fuses are supplied with currents or not at the time of initialization, a redundant circuit-selecting latch which generates and holds fuse information depending on whether a redundant circuit-selecting fuse is supplied with a current or not and outputs a terminal voltage of the redundant circuit-selecting fuse at the time of initialization, and a N-type MOS transistor which forms returning paths of the currents flowing through the fuses of the fuse block in accordance with the terminal voltage of the redundant circuit-selecting fuse.
申请公布号 US6509598(B2) 申请公布日期 2003.01.21
申请号 US20010767303 申请日期 2001.01.23
申请人 NEC CORPORATION 发明人 OKUDA TOMIO
分类号 G11C29/04;G11C29/00;(IPC1-7):G11C7/00 主分类号 G11C29/04
代理机构 代理人
主权项
地址