METHOD AND SYSTEM FOR VERIFYING MODULES DESTINED FOR GENERATING CIRCUITS
摘要
Models destined for verification are described at the level of synthesizable description (for example VHDL). The synthesizable description (200) is automatically converted (300) into a C++ model (200'). This allows verification of the correctness of the synthesizable description by comparing the results of a verification carried out on the original description from the cell in C++ with the results of a similar verification of the C++ model obtained by automatic conversion of the synthesizable description. It is also possible to make the C++ model obtained by automatic conversion (200') to interact with a system model including blocks (201, 202, 203) of a system model at C++ level, in particular with the possibility of producing concurrent events that occur in correspondence with a main timing signal source.
申请公布号
WO0208966(A3)
申请公布日期
2003.01.09
申请号
WO2001IT00378
申请日期
2001.07.17
申请人
TELECOM ITALIA LAB S.P.A.;BOLLANO, GIANMARIO;ETTORRE, DONATO;TUROLLA, MAURA;VALENTINI, MARCELLO