发明名称 |
Method for manufacturing semiconductor devices having copper interconnect and low-K dielectric layer |
摘要 |
A dual damascene process for forming semiconductor devices containing a copper interconnect and a low-K dielectric layer on a wafer which allows the copper interconnect to be formed subsequent to the formation of the low-K dielectric layer while preventing the low-K dielectric layer from being degraded by a subsequent plasma etching. The process includes the main steps of: (a) forming a silica glass layer on a wafer surface, which contains an inter-level dielectric (IDL) layer; (b) photolithographically patterning the silica glass layer according to the pattern intended for the copper interconnect; (c) conformably depositing a spacer dielectric layer on the silica glass layer; (d) anisotropically etching the spacer dielectric layer to form a sidewall spacer; (e) depositing a low-K dielectric material on the wafer to form a low-K dielectric layer, covering the silica glass layer and the sidewall spacer, followed by planarizing the low-dielectric layer by chemical-mechanical polishing; (f) photolithographically removing the silica glass layer to form a trench in the low-K dielectric layer; (g) depositing a copper layer to fill the trench; and (h) planarizing the copper layer.
|
申请公布号 |
US2002192937(A1) |
申请公布日期 |
2002.12.19 |
申请号 |
US20020042995 |
申请日期 |
2002.01.07 |
申请人 |
TING SHAO-YU;LIANG JACK;LIU KUO-JU |
发明人 |
TING SHAO-YU;LIANG JACK;LIU KUO-JU |
分类号 |
H01L21/768;(IPC1-7):H01L21/476;H01L21/44 |
主分类号 |
H01L21/768 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|