发明名称 |
Control signal generator for an overvoltage-tolerant interface circuit on a low voltage process |
摘要 |
A circuit that may be configured to provide a first well bias voltage to the output buffer when the output buffer is in a first mode and to provide a second well bias voltage to the output buffer when the output buffer is in a second mode. The first well bias voltage and the second well bias voltage may be used to maintain a reverse bias in diffusion wells used for electrical isolation of transistors.
|
申请公布号 |
US6496054(B1) |
申请公布日期 |
2002.12.17 |
申请号 |
US20010852185 |
申请日期 |
2001.05.09 |
申请人 |
CYPRESS SEMICONDUCTOR CORP. |
发明人 |
PRATHER STEPHEN MYLES;WALDRIP JEFFREY WILLIAM |
分类号 |
H03K19/003;(IPC1-7):H03K3/01 |
主分类号 |
H03K19/003 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|