发明名称 |
Semiconductor device enable to output a counter value of an internal clock generation in a test mode |
摘要 |
In a SDRAM, a switch circuit is provided between a memory circuit and a data output circuit. The switch circuit provides data read out from the memory circuit to the data output circuit in a normal operation, and provides a count value of an up/down counter in a DLL circuit to the data output circuit when in a test operation. By monitoring output signals in the test operation, testing of whether the DLL circuit is proper or not can be carried out easily and correctly.
|
申请公布号 |
US6493829(B1) |
申请公布日期 |
2002.12.10 |
申请号 |
US19990400911 |
申请日期 |
1999.09.22 |
申请人 |
MITSUBISHI DENKI KABUSHIKI KAISHA |
发明人 |
KUBO TAKASHI |
分类号 |
G11C11/407;G01R31/28;G11C11/401;G11C29/12;G11C29/14;H03L7/00;H03L7/081;H03L7/089;(IPC1-7):G06F1/04;G06F1/14;H03L7/06 |
主分类号 |
G11C11/407 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|