发明名称 |
DRAM CELL ARRANGEMENT WITH VERTICAL MOS TRANSISTORS AND METHOD FOR THE PRODUCTION THEREOF |
摘要 |
The channel regions, which are arranged along one of the columns of the storage cell matrix, are parts of a connecting element surrounded by a gate dielectric layer. The gate electrodes of the MOS transistors of a row are parts of a strip-shaped word line. According to the invention, a vertical double gate MOS transistor having gate electrodes, which are formed in the trenches on both sides of the assigned connecting element, of the assigned word line, is provided at each point of intersection of the storage cell matrix. |
申请公布号 |
WO02097891(A2) |
申请公布日期 |
2002.12.05 |
申请号 |
WO2002EP05651 |
申请日期 |
2002.05.23 |
申请人 |
INFINEON TECHNOLOGIES AG;LEE, BRIAN;SCHLOESSER, TILL |
发明人 |
LEE, BRIAN;SCHLOESSER, TILL |
分类号 |
H01L21/02;H01L21/336;H01L21/8242;H01L27/108;H01L27/12;H01L29/786 |
主分类号 |
H01L21/02 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|