发明名称 |
PROGRAMMABLE SYSTEM INCLUDING SELF LOCKING MEMORY CIRCUIT FOR A TRISTATE DATA BUS |
摘要 |
A self-locking memory circuit for a tri state data bus having multiple bit lines. The circuit includes a non-inverting buffer chip for connection to each bit line and a resistor having a predetermined electrical resistance connected across the buffer chip. The chip and resistor provide a predetermined impedance to the flow of electrical current in the self-locking circuit. The circuit changes its state when the current of the latest information on a bit line builds or lowers above or below threshold levels of the self-locking circuit.
|
申请公布号 |
US2002178321(A1) |
申请公布日期 |
2002.11.28 |
申请号 |
US19990401765 |
申请日期 |
1999.09.23 |
申请人 |
CALAMATAS PHILIP J. |
发明人 |
CALAMATAS PHILIP J. |
分类号 |
B61D19/02;E05F15/00;(IPC1-7):G06F12/00 |
主分类号 |
B61D19/02 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|