摘要 |
A memory having a two-dimensional array of memory cells organized as a plurality of rows and columns. The memory includes spare rows and columns. A controller in the memory tests the memory at power up and determines if any of the rows or columns are defective. A defective row or column is re-mapped to one of the spare rows or columns, respectively. Data specifying the re-mapping is stored in a separate re-mapping address decode circuit. When an address specifying a memory cell is received by the memory, a conventional address decode circuit decodes the address at the same time the re-mapping decoder searches for a match to the address. If the re-mapping decoder finds the address, it inhibits the conventional decoder and supplies the appropriate column or row select signals. The re-mapping decoder is preferably constructed from a content-addressable memory.
|