发明名称 |
Polysilicon doped transistor using silicon-on-insulator and double silicon-on-insulator |
摘要 |
Steep concentration gradients are achieved in semiconductor device of small sizes formed on SOI or double SOI wafers by using implanted polycrystalline material such as polysilicon as a solid diffusion source. Rapid diffusion of impurities along grain boundaries relative to diffusion rates in monocrystalline materials provides a substantially constant impurity concentration at the interface between polycrystalline material and monocrystalline material. Steepness of the impurity concentration gradient is thus effectively scaled as transistor size is decreased to counter increased short channel and other deleterious effects. In the case of SOI wafers greater uniformity of electrical characteristics are achieved using the high quality of semiconductor material made available therein consistent with the relatively thin active layer. In the case of double SOI, a ground plane is formed under the conduction channel which regulates the geometry of the electric field in the conduction channel with much the same functional improvements as is achieved in dual gate transistor designs.
|
申请公布号 |
US2002171105(A1) |
申请公布日期 |
2002.11.21 |
申请号 |
US20010848467 |
申请日期 |
2001.05.03 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
MULLER K. PAUL;SCHEPIS DOMINIC J.;SHAHIDI GHAVAM G. |
分类号 |
H01L21/336;H01L29/786;(IPC1-7):H01L27/01 |
主分类号 |
H01L21/336 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|