发明名称 BUS INTERFACE
摘要 PROBLEM TO BE SOLVED: To smoothly carry out data transfer even if the data transfer by a master operation and the data transfer by a target operation arise at the same time, when the data transfer is carried out between a CPU bus and a PCI bus. SOLUTION: When assigning a right to use a second bus 23, data to transfer are formed into data groups having proper sizes. Every time transfer of one data group is finished, a second bus 23 is opened. If a demand for the data transfer by the second bus 23 by the master operation arises while carrying out the data transfer by the second bus 23 by the target operation, priority is given to the data transfer by the target operation. If a demand for the data transfer by the second bus 23 by the target operation arises while carrying out the data transfer by the second bus 23 by the master operation, the data transfer by the second bus 23 by the target operation is carried out after the data transfer of one data group by the second bus 23 by the master operation is finished.
申请公布号 JP2002304366(A) 申请公布日期 2002.10.18
申请号 JP20010105883 申请日期 2001.04.04
申请人 KOMATSU LTD 发明人 TAKEBE SHIN
分类号 G06F13/12;G06F13/36;(IPC1-7):G06F13/36 主分类号 G06F13/12
代理机构 代理人
主权项
地址