| 摘要 |
A semiconductor memory device includes a memory cell region having an array of a plurality of memory cells, and a peripheral circuit region to which a bit line connected to a predetermined number of the memory cells in the memory cell region is extended and connected. The bit line in the memory cell region and the bit line in the peripheral circuit region have substantially the same upper surface height.
|
