| 摘要 |
Disclosed is a complementary symmetry MOS inverter having a current limiting resistor or diode. The instantaneous current occurring during switching when both transistors are "on" is limited to reduce the average current drawn by the inverter. This further reduces the already low power drain of the inverter.
|
