发明名称 |
Acquisition aid circuit |
摘要 |
The invention relates to methods and apparatus that compare the frequencies of a first clock signal and a second clock signal and reliably provide an indication of whether the frequency relationship between the first clock signal and the second clock signal is within a predetermined range. In one embodiment, the first clock signal is a reference clock signal and the second clock signal is generated from a serial bitstream. The indication can be used to synchronize a voltage controlled oscillator within a phase locked loop to the reference clock signal to thereby keep the phase locked loop within a lock range of a serial bitstream from which the second clock is generated. Embodiments of the invention digitally generate a beat frequency related to a difference in speed between the first clock signal and the second clock signal. The beat frequency is synchronized, advantageously obviating the need to synchronize asynchronous counters as is conventionally done.
|
申请公布号 |
US2002118704(A1) |
申请公布日期 |
2002.08.29 |
申请号 |
US20010873950 |
申请日期 |
2001.06.04 |
申请人 |
ENAM SYED K.;DJAFARI MASOUD;SMYTHE R. KENT;CHOI MICHAEL B.;LEE VI |
发明人 |
ENAM SYED K.;DJAFARI MASOUD;SMYTHE R. KENT;CHOI MICHAEL B.;LEE VI |
分类号 |
H03D7/14;H03H11/52;H03K19/018;H03L7/085;H03L7/087;H03L7/089;H03L7/091;H03L7/099;H03L7/10;H03L7/14;H03L7/18;H04J3/06;H04L1/24;H04L7/00;H04L7/033;H04L25/02;H04L25/05;(IPC1-7):H04J3/06 |
主分类号 |
H03D7/14 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|