发明名称 SYSTEM AND METHOD FOR TRANSMITTING DATA
摘要 <p>PROBLEM TO BE SOLVED: To provide a system where the margin of set-up time and holding time when data are transmitted between a master device and a slave device is large. SOLUTION: The slave device 30 includes a clock signal generating part 32 generating a slave side clock signal CLKSOUT, a phase adjusting circuit, output circuits 331 to 33m outputting a transmission data signal in response to the slave side clock signal CLKSOUT and a timing reference signal output circuit 34. The master device 10 includes an inner clock generating circuit 11 generating a master side clock signal CLKM, input circuits 121 to 12m sampling the transmission data signal in response to it and a phase comparing circuit generating a phase adjustment instructing signal SADJOUT based on a timing reference signal and the master side clock signal, and the phase adjusting circuit adjusts the phase of the slave side clock signal CLKSOUT corresponding to the phase adjustment instructing signal.</p>
申请公布号 JP2002232404(A) 申请公布日期 2002.08.16
申请号 JP20010027467 申请日期 2001.02.02
申请人 NEC CORP 发明人 ISHIKAWA TORU
分类号 G06F1/12;G06F13/42;H04L7/00;H04L7/02;(IPC1-7):H04L7/02 主分类号 G06F1/12
代理机构 代理人
主权项
地址
您可能感兴趣的专利