发明名称 |
Method of changing logic circuit portion into gated clock portion and recording medium storing a program for carrying out the method |
摘要 |
A method designs a logic circuit having a flip-flop which performs an on and off operation in response to a timing clock and a feedback loop. With such a structure, a logic circuit portion which operates in accordance with an enable signal automatically is extracted. Further, the logic circuit portion is formed by the use of a gated clock obtained by gating the timing clock via the enable signal. Thereby, the number of on and off operations of the flip-flop in response to the timing clock can be largely reduced.
|
申请公布号 |
US6434722(B2) |
申请公布日期 |
2002.08.13 |
申请号 |
US19980062656 |
申请日期 |
1998.04.20 |
申请人 |
NEC CORPORATION |
发明人 |
KAWARABAYASHI MASAMICHI;NAKAKI TAKUO |
分类号 |
G06F17/50;H01L21/82;H01L21/822;H01L27/04;H03K3/02;(IPC1-7):G06F17/50;G06F9/45 |
主分类号 |
G06F17/50 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|