发明名称 |
Buffers with reduced voltage input/output signals |
摘要 |
A buffer circuit that operates with reduced voltage input and output signals receives an input signal having reduced voltage range and generates an output signal with the reduced voltage range. The reduced voltage range is from 0 volts to VRED, where VRED is less than VCC, the voltage used to operate most of the logic in the integrated circuit. The use of a buffer circuit that receives and generates signals with a reduced voltage range advantageously reduces power consumption.
|
申请公布号 |
US6426658(B1) |
申请公布日期 |
2002.07.30 |
申请号 |
US20000676864 |
申请日期 |
2000.09.29 |
申请人 |
INFINEON TECHNOLOGIES AG;INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
MUELLER GERHARD;HANSON DAVID RUSSELL |
分类号 |
H03K19/0185;(IPC1-7):H03K19/018 |
主分类号 |
H03K19/0185 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|