发明名称 |
Variable delay circuit and phase adjustment circuit |
摘要 |
A variable delay circuit includes a plurality of delay circuits for delaying an input signal; and a selection circuit for selecting an output from one of the plurality of delay circuits in accordance with a selection signal. The plurality of delay circuits include a first delay circuit for delaying the input signal by a first delay time period and a second delay circuit for delaying the input signal by a second delay time period which is longer than the first delay time period. The difference between the first delay time period and the second delay time period is shorter than a minimum delay time period which is allowed to be set in the first delay circuit.
|
申请公布号 |
US6426985(B1) |
申请公布日期 |
2002.07.30 |
申请号 |
US19990283888 |
申请日期 |
1999.04.01 |
申请人 |
MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. |
发明人 |
IWATA TORU;YAMAUCHI HIROYUKI |
分类号 |
H03L7/07;H03L7/081;(IPC1-7):H04L7/00 |
主分类号 |
H03L7/07 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|