发明名称 Semiconductor integrated circuit
摘要 To provide a semiconductor integrated circuit having a redundancy-relieved data output function which can carry out a pass/fail test of a selecting operation of a redundancy-relieved output selecting circuit for redundancy-relieved output data. Data inputs D of scan flip-flops SFFC <i+3>, SFFC <i+2>, SFFC <i+1> and SFFC <i> are connected to redundancy-relieved output data XDO <i+3>, XDO <i+2>, XDO <i+1> and XDO <i> in place of output data DO <i+3>, DO <i+2>, DO <i+1> and DO <i> of a conventional RAM 211, respectively. An AND gate 21 receives a serial output SO <i+4> at one of inputs and receives a selector test signal PFIN at the other input, and an output thereof is sent to the other input of an AND gate 223. AND gates 221 to 223 to be connected in series receive serial outputs SO <i+1> to SO <i+3> of the SFFC <i+1> to the SFFC <i+3> at inputs, respectively.
申请公布号 US6420896(B1) 申请公布日期 2002.07.16
申请号 US20010827928 申请日期 2001.04.09
申请人 MITSUBISHI DENKI KABUSHIKI KAISHA 发明人 MAENO HIDESHI
分类号 G01R31/28;G11C29/00;G11C29/04;G11C29/48;(IPC1-7):H03K19/003 主分类号 G01R31/28
代理机构 代理人
主权项
地址