发明名称 |
Single ended data bus equilibration scheme |
摘要 |
A method and apparatus for biasing an open ended bus line to a predetermined voltage just prior to the arrival of a data signal. The bias on the bus line is used to move the voltage of a received data signal closer to trip points used to determine the logical value of the data signals. The equilibration circuit may be are enabled by a clock signal derived from a sense amplifier clock signal to ensure that the bias voltage is applied to the bus line just prior to the arrival of the data signal.
|
申请公布号 |
US6411553(B1) |
申请公布日期 |
2002.06.25 |
申请号 |
US20000653249 |
申请日期 |
2000.08.31 |
申请人 |
MICRON TECHNOLOGY, INC. |
发明人 |
WRIGHT JEFFREY P.;WONG VICTOR;INGALLS CHARLES L. |
分类号 |
G11C7/10;(IPC1-7):G11C7/00 |
主分类号 |
G11C7/10 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|