摘要 |
A charge booster for a node in a dynamic logic circuit having a logic function evaluation network that includes a switching network and a dominant input switching device adapted to receive a plurality of input signals. In one aspect of the present invention, a precharge transistor is first turned on by a clock signal during a precharge phase to precharge the node that is coupled to an output of the dynamic logic circuit. Concurrently, during the precharge phase, an evaluate transistor is turned off. Next, during an evaluate phase, the evaluate transistor is turned on by the control signal, i.e., clock signal, permitting the logic function evaluation network to perform the predefined logic function in accordance with the input signals received by the logic function evaluation network. The logic function evaluation network selectively charges or discharges the node to a voltage level based on the predefined logic function. The charge booster includes a charge booster switching device that is coupled to the node in the dynamic logic circuit. The charge booster switching device, in turn, is controlled by an input to the dominant input switching device.
|