发明名称 |
Semiconductor memory device and data processing system having semiconductor memory device |
摘要 |
A semiconductor memory device having a DDR mode includes a first comparison logic circuit comparing the lower bits of a specified memory address for reading operation with the lower bits of a specified memory address for the preceding writing operation, a second comparison logic circuit detecting if the other bits than the lower bits of the specified memory address for reading operation respectively match the other bits than the lower bits of the specified memory address for the preceding writing operation, and a third comparison logic circuit detecting that, when matching can be obtained in the comparison result from the second comparison logic circuit, the lower bits of the specified memory address or secondary memory address for the reading operation match the lower bits of the specified memory address or secondary memory address for the preceding writing operation, on the comparison result from the first comparison logic circuit.
|
申请公布号 |
US2002071332(A1) |
申请公布日期 |
2002.06.13 |
申请号 |
US20010005361 |
申请日期 |
2001.12.07 |
申请人 |
NISHIYAMA MASAHIKO;MITSUMOTO KINYA;AGARI TAKESHI |
发明人 |
NISHIYAMA MASAHIKO;MITSUMOTO KINYA;AGARI TAKESHI |
分类号 |
G11C11/413;G06F12/00;G06F12/16;G11C7/10;G11C7/22;G11C11/407;G11C11/41;(IPC1-7):G11C8/00 |
主分类号 |
G11C11/413 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|