发明名称 METHOD FOR MANUFACTURING SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
摘要 PROBLEM TO BE SOLVED: To provide a high-performance semiconductor integrated circuit where standby current is reduced by preventing leakage current of the semiconductor integrated circuit device, for example, a memory cell of an SRAM. SOLUTION: A gate electrode G is formed on a semiconductor substrate 1, and an n+ type semiconductor region 17 (a source/drain region) is formed in the semiconductor substrate on both sides of this gate electrode, and then the source/drain region and an upper part of the gate electrode are sputter etched in the range of less than or equal to 2.5 nm from the surface, and then, in the same apparatus under a vacuum, a Co film is formed on the source/drain region, and a CoSi2 layer 19a is then formed by performing heat treatment. As a result, the leakage current of the memory cell can be prevented, and a low consumption current or a battery-operated semiconductor integrated circuit device can be applied.
申请公布号 JP2002134632(A) 申请公布日期 2002.05.10
申请号 JP20000320572 申请日期 2000.10.20
申请人 HITACHI LTD;HITACHI ULSI SYSTEMS CO LTD 发明人 SAWARA MASASHI;ENDO FUMIAKI;KOJIMA MASAKI;UCHIMURA KATSUHIRO;KANAZAWA HIDEAKI;SUGIURA MASAKAZU
分类号 G11C11/412;H01L21/263;H01L21/28;H01L21/285;H01L21/302;H01L21/3065;H01L21/3213;H01L21/336;H01L21/8244;H01L27/11;H01L29/78 主分类号 G11C11/412
代理机构 代理人
主权项
地址