发明名称 |
Method and apparatus for reducing leakage power in a cache memory |
摘要 |
<p>A method and apparatus are disclosed for reducing leakage power in a cache memory. A cache decay technique is employed for both data and instruction caches that removes power from cache lines that have not been accessed for a predefined time interval, referred to as the decay interval. The cache-line granularity of the present invention permits a significant reduction in leakage power while at the same time preserving much of the performance of the cache. The decay interval is maintained using a timer that is reset each time the corresponding cache line is accessed. The decay interval may be fixed or variable. Once the decay interval timer exceeds a specified decay interval, power to the cache line is removed. Once power to the cache line is removed, the contents of the data and tag fields are allowed to decay and the valid bit associated with the cache line is reset. When a cache line is later accessed after being powered down by the present invention, a cache miss is incurred while the cache line is again powered up and the data is obtained from the next level of the memory hierarchy.</p> |
申请公布号 |
EP1202287(A2) |
申请公布日期 |
2002.05.02 |
申请号 |
EP20010309077 |
申请日期 |
2001.10.25 |
申请人 |
AGERE SYSTEMS GUARDIAN CORPORATION |
发明人 |
KAXIRAS, STEFANOS;DIODATO, PHILIP W.;MCLELLAN, HUBERT RAE, JR.;NARLIKAR, GIRIJA |
分类号 |
G06F12/08;G11C5/14;G11C11/401;G11C11/406;G11C11/417;(IPC1-7):G11C11/417 |
主分类号 |
G06F12/08 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|