发明名称 |
Semiconductor memory device with a rapid packet data input, capable of operation check with low speed tester |
摘要 |
A semiconductor memory device uses in a test mode a clock signal from a tester to allow a test clock conversion circuit and a DLL circuit to generate a rapid internal clock. The internal clock is applied to serial-parallel conversion circuits subjecting received, packetized data to serial-parallel conversion, and an interface circuit receiving and decoding outputs from the serial-parallel conversion circuits and outputting a command such as ACT to a DRAM core. Furthermore, an internal packet generation circuit uses the internal clock to rapidly generate a testing packet signal. Thus the device's operation can be checked with a low speed tester, without externally receiving a rapid packet signal.
|
申请公布号 |
US2002048211(A1) |
申请公布日期 |
2002.04.25 |
申请号 |
US20010941609 |
申请日期 |
2001.08.30 |
申请人 |
MITSUBISHI DENKI KABUSHIKI KAISHA |
发明人 |
TSUJINO MITSUNORI;HIRAYAMA KAZUTOSHI;YAMASAKI KYOJI |
分类号 |
G11C11/407;G11C11/401;G11C29/00;G11C29/12;G11C29/48;(IPC1-7):G11C8/00 |
主分类号 |
G11C11/407 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|