发明名称 |
Offset-free analog-digital converter has subtraction amplifier for input and analog control signals, ADC circuit with high clock rate, digital clamp circuit, DAC circuit forming control signal |
摘要 |
The device converts a defined frequency bandwidth analog input signal to an offset-free digital output signal with a subtraction amplifier (5) that amplifies the difference between an input signal and a control signal, an analogue to digital converter circuit (18) with high clock rate, a digital clamp circuit (24) for low pass filtering and a digital to analog converter circuit (49) for converting the filtered signal to the analog control signal Independent claims are also included for the following: a use of an analogue to digital converter with fully differential components and a use of the analogue to digital converter for converting an xSDL signal into a digital output signal.
|
申请公布号 |
DE10048419(A1) |
申请公布日期 |
2002.04.18 |
申请号 |
DE20001048419 |
申请日期 |
2000.09.29 |
申请人 |
INFINEON TECHNOLOGIES AG |
发明人 |
CLARA, MARTIN;WIESBAUER, ANDREAS;STRAEUSNIGG, DIETMAR |
分类号 |
H03M1/06;H03M1/12;(IPC1-7):H03M1/06 |
主分类号 |
H03M1/06 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|