发明名称 LOW OPERATIONAL POWER, LOW LEAKAGE POWER D-TYPE FLIP FLOP
摘要 PROBLEM TO BE SOLVED: To provide a flip flop which operates to reduce leakage power consumption of an electronic circuit. SOLUTION: The flip flop has a sleep mode to reduce power consumption, and comprises a clock input, data input, input stage, input gate, output stage and output clamp. The input gate is interposed between the data input and input stage, and in the sleep mode, operates to isolate the input stage from the data input. The output stage is coupled to the input stage, and includes an output having a first output stage and second output state. The output clamp operates in the sleep mode to set the output stage in a predetermined state regardless of the data states at the data input and clock input. The predetermined state is one of the output states in which the leakage power consumption of the flip flop is less than in the other of the output states.
申请公布号 JP2002111453(A) 申请公布日期 2002.04.12
申请号 JP20010251387 申请日期 2001.08.22
申请人 AGILENT TECHNOL INC 发明人 MARTINEZ MARIO;SRIKANTAM VAMSI
分类号 H03K3/356;H03K19/00;(IPC1-7):H03K3/356 主分类号 H03K3/356
代理机构 代理人
主权项
地址