| 摘要 |
Circuit arrangement, and a method of its operation, for substantially reducing the running times in clocked logic circuits by eliminating conventional storage registers and by controlling the signal flow by parallel connection to the output of a gate or other signal transmitting circuit component of an additional current source which may be changed by the clock pulse.
|
