发明名称 |
METHOD FOR DESIGN VALIDATION OF COMPLEX IC |
摘要 |
PURPOSE: A method for design validation of a complex IC is provided to evaluate and validate the design of a complex IC such as a system-on-a-chip with use of a combination of electronic design automation(EDA) tools and an event based test system with high speed and low cost. CONSTITUTION: The method for design validation of complex IC with use of a combination of electronic design automation (EDA) tools and a design test station at high speed and low cost. The EDA tools and device simulator are linked to the event based test system to execute the original design simulation vectors and testbench and make modifications in the testbench and event based test vectors until satisfactory results are obtained. Because EDA tools are linked with the event based test system, these modifications are captured to generate a final testbench that provides satisfactory results.
|
申请公布号 |
KR20020025800(A) |
申请公布日期 |
2002.04.04 |
申请号 |
KR20010060427 |
申请日期 |
2001.09.28 |
申请人 |
ADVANTEST CORPORATION |
发明人 |
RAJSUMAN ROCHIT;YAMOTO HIROAKI |
分类号 |
G01R31/28;G01R31/3183;G06F11/22;G06F11/26;G06F17/50;(IPC1-7):G06F17/50 |
主分类号 |
G01R31/28 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|