发明名称 An arrangement in a power mos transistor
摘要 To reduce parasitic capacitances between drain and source electrodes, respectively, and gate electrodes in a power MOS transistor, the drain and the source electrodes (D', S') are located below the gate electrodes (G) in the transistor.
申请公布号 AU8035401(A) 申请公布日期 2002.02.18
申请号 AU20010080354 申请日期 2001.07.31
申请人 TELEFONAKTIEBOLAGET LM ERICSSON (PUBL) 发明人 MIKAEL ZACKRISSON;NILS AF EKENSTAM;JAN JOHANSSON
分类号 H01L29/417;H01L29/78 主分类号 H01L29/417
代理机构 代理人
主权项
地址