发明名称 |
APPARATUS AND METHOD FOR ISSUE GROUPING OF INSTRUCTIONS IN A VLIW PROCESSOR |
摘要 |
An apparatus and method for issue grouping of instructions (204-216) in a VLIW processor is disclosed. There can be up to three issue groups in each VLIW packet (200). Template (202) in the VLIW packet (200) comprises two 3-bit, issue group end markers (224, 226) identifying the last instruction of issue group 1 and issue group 2, respectively. Any instructions in the VLIW packet falling outside the first two groups are placed in a third issue group. The template (202) further comprises a chaining bit (228) used to chain instructions appearing after the last instruction of the last issue group of a first VLIW packet to the instructions in the first issue group of a second VLIW packet. Mask generation logic (612) along with other logic blocks (608, 610, 614, 616) are utilized to generate a mask to pass through instructions in a VLIW packet (600) which belong to a same issue group for execution in a same clock cycle.
|
申请公布号 |
WO0198894(A1) |
申请公布日期 |
2001.12.27 |
申请号 |
WO2001US12964 |
申请日期 |
2001.04.23 |
申请人 |
CONEXANT SYSTEMS, INC. |
发明人 |
MOHAMED, MOATAZ, A.;LI, CHIEN-WEI;SPENCE, JOHN, R. |
分类号 |
G06F9/38;(IPC1-7):G06F9/38 |
主分类号 |
G06F9/38 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|