发明名称 SECURE EEPROM COMPRISING AN ERROR CORRECTION CIRCUIT
摘要 <p>The invention concerns an electrically erasable and programmable memory (MEM3) comprising at least a non-erasable secure zone. The invention is characterised in that the memory comprises means (ECCT1, ACC, MUX1, MUX2) for detecting and/or correcting reading errors in the secure zone, designed to record in the memory redundant bits and deliver an error signal (ERR) and/or to deliver a majority value bit when the redundant bits read in the memory are not of equal value.</p>
申请公布号 WO2001097032(A1) 申请公布日期 2001.12.20
申请号 FR2001001634 申请日期 2001.05.28
申请人 发明人
分类号 主分类号
代理机构 代理人
主权项
地址