Synchronous semiconductor memory device having improved operational frequency margin at data input/output

摘要

A synchronous semiconductor memory device includes a latch for temporarily storing data to be output to the outside, and a latch temporarily storing data input from the outside. The latches operate based on an internal clock when exchanging data with internal memory block, and operate based on a clock in phase with an external clock when exchanging data with the outside.