| 摘要 |
A PLL-based frequency synthesizer is provided that includes a phase detector , a loop filter, a VCO, a sampler and filter system, and a frequency divider. This architecture reduces the high division ratio (N) necessary in a classical PLL-based frequency synthesizer while maintaining low phase-noise. This is achieved through sub-sampling the VCO output signal in the feedback path. The sampler is placed in the feedback loop following the VCO and is clocked at a low frequency (sub-sampling). The output of the sampler is the beat frequency between the VCO frequency and the sampling clock (in addition to harmonics that are filtered-out by a low-pass filter (LPF)). The LPF in the feedback loop attenuates any tones resulting from the sampling operation. A frequency divider is then used to bring down the feedback signal to the frequency of the phase detector input. Since the feedback signal has already been reduced in frequency by the sampling operation, the division ratio (N) in this frequenc y divider is greatly reduced when compared to the classical PLL-based frequency synthesizer. The reduction of the division ratio is beneficial because it reduces the output phase-noise d ue to the phase detector and the reference signal. Also, if a DDS is used to drive the PLL, the reduced division ratio will alsoreduce the number of bits needed for the DDS, thus reducing its power consumption.
|
