发明名称 Buffer circuit
摘要 A buffer circuit serves for buffering a supply voltage of an integrated circuit. The supply voltage is present between two potential nodes. A series circuit is disposed between the two potential nodes and includes at least two buffer capacitors between which a third potential node is disposed. The third potential node is connected to an additional circuit which influences the potential of the third potential node in such a way that it does not exceed an upper and/or lower limit value when a leakage current occurs through one of the capacitors. The advantage of the buffer circuit is that when there is a defect in just one of the buffer capacitors, the other capacitor is prevented from being destroyed.
申请公布号 US6317378(B1) 申请公布日期 2001.11.13
申请号 US20000592225 申请日期 2000.06.12
申请人 INFINEON TECHNOLOGIES AG 发明人 SAVIGNAC DOMINIQUE;FEURLE ROBERT;SCHNEIDER HELMUT
分类号 G05F3/24;H03K19/0175;(IPC1-7):G11C5/14;G05F1/40 主分类号 G05F3/24
代理机构 代理人
主权项
地址