发明名称 COMPOUND SEMICONDUCTOR EQUIPMENT
摘要 PROBLEM TO BE SOLVED: To realize improvement in accuracy of a gate pattern, the reduction of a gate capacity and restraint of damages caused due to recess etching and the variability in a threshold by realizing the uniformity in level of the adjacency of a gate of the compound semiconductor device in the compound semiconductor equipment by eliminating the difference in level of the adjacency of the gate, as well as providing the constitution which functions the same as a recess. SOLUTION: This equipment is provided with a source electrode 28 and a drain electrode 29, which are formed in contact with an oxide In conductive layer 27 arranged selectively on an N-InAlAs electron supply layer 24, and a gate electrode 34 which is formed directly in contact with the N-InAlAs electron supply layer 24.
申请公布号 JP2001257342(A) 申请公布日期 2001.09.21
申请号 JP20000064337 申请日期 2000.03.09
申请人 FUJITSU LTD 发明人 TAKAHASHI TAKESHI
分类号 H01L29/812;H01L21/338;H01L29/778;(IPC1-7):H01L29/778 主分类号 H01L29/812
代理机构 代理人
主权项
地址