发明名称 |
Integrated circuit design exhibiting reduced capacitance |
摘要 |
A reduced capacitance architecture for integrated circuits and particularly for memory integrated circuits is disclosed. The integrated circuit has a plurality of levels including first and second levels. A first signal conductor extends within the first level. A second signal conductor also extends within the first level and is positioned adjacent to and in close proximity with the first signal conductor. The second level is positioned adjacent to the first level and includes a third signal conductor extending within it. The third signal conductor is positioned laterally between the first and second conductors to eliminate vertical parallel plate capacitance.
|
申请公布号 |
US6266266(B1) |
申请公布日期 |
2001.07.24 |
申请号 |
US20000652824 |
申请日期 |
2000.08.31 |
申请人 |
MOSEL VITELIC, INC. |
发明人 |
ALDRICH LAWRENCE LEE;HARDEE KIM CARVER |
分类号 |
G11C11/409;G11C7/10;G11C7/18;G11C11/401;G11C11/4074;H01L23/522;H01L27/108;(IPC1-7):G11C5/06 |
主分类号 |
G11C11/409 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|