发明名称 Synchronous interface for asynchronous data detection channels
摘要 A synchronous interface is provided for an asynchronous channel, for example, a read channel for a variable velocity magnetic tape, the channel providing asynchronous samples of an input signal from a fixed clock. The input signal, for example, comprises PRML data, written based upon synchronous write clock boundaries. The synchronous interface of the invention presents estimated synchronous samples at estimated write clock boundaries to allow decoding of the input signal. A phase estimator is coupled to the asynchronous channel for estimating the timing offset of the input signal synchronous write clock boundaries from the asynchronous samples. A sample estimator is coupled to the asynchronous channel and to the phase estimator for estimating, from two sequential asynchronous samples bounding an input signal synchronous write clock boundary, the input signal amplitudes at the estimated timing offset from the asynchronous samples. Thus, the estimated input signal amplitudes are substantially synchronized with the input signal synchronous write clock boundaries.
申请公布号 US6246733(B1) 申请公布日期 2001.06.12
申请号 US19980081607 申请日期 1998.05.20
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 HUTCHINS ROBERT ALLEN
分类号 G11B20/14;H04L7/02;H04L25/30;(IPC1-7):H04L7/00 主分类号 G11B20/14
代理机构 代理人
主权项
地址
您可能感兴趣的专利