发明名称 |
Integrated circuit delay lines having programmable and phase matching delay characteristics |
摘要 |
Programmable delay lines include a delay circuit having an input and a plurality of outputs which each provide a respective delayed version of a periodic input signal provided to the input. A delay switch is also provided to pass at least one of the plurality of outputs of the delay circuit to a switch output, in response to a digital control signal (P1-Pn). A preferred phase comparing circuit is also provided. This phase comparing circuit compares the input signal against the delayed versions of the input signal (at the plurality of outputs) and generates a digital phase signal (F1-Fn) that identifies which of the delayed versions of the input signal is in-phase with the input signal. The programmable delay line also includes a pointer which generates the digital control signal in response to the digital phase signal and a plurality of pointer control signals (S0, S1 and WS).
|
申请公布号 |
US6232812(B1) |
申请公布日期 |
2001.05.15 |
申请号 |
US19980196994 |
申请日期 |
1998.11.20 |
申请人 |
SAMSUNG ELECTRONICS CO., LTD. |
发明人 |
LEE JUNG-BAE |
分类号 |
G11C11/407;G06F1/10;G11C7/22;G11C11/40;H03K5/13;H03L7/081;H03L7/091;(IPC1-7):H03H11/26 |
主分类号 |
G11C11/407 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|