发明名称 TRACK-AND-HOLD CIRCUIT
摘要 PROBLEM TO BE SOLVED: To decrease harmonics distortion. SOLUTION: This circuit is a track-and-hold circuit comprising a MOS transistor switch 3, a hold-capacitor 4, a constant voltage circuit 6 provided with a MOS transistor 3, obtaining an optimum point from a substrate potential and a distortion characteristics, storing it in a memory, and biasing a bulk potential of a MOS transistor with the constant voltage through DAC.
申请公布号 JP2001126492(A) 申请公布日期 2001.05.11
申请号 JP19990305425 申请日期 1999.10.27
申请人 AGILENT TECHNOLOGIES JAPAN LTD 发明人 KAKIYA HISAO
分类号 G11C27/02;H03K17/00;H03M1/12;(IPC1-7):G11C27/02 主分类号 G11C27/02
代理机构 代理人
主权项
地址