| 摘要 |
PROBLEM TO BE SOLVED: To make control between multiple processor fast and high in performance by arranging a couple of processors among the processors symmetrically about a specific straight axis or specific origin on a chip plane. SOLUTION: An instruction processor IP10 and IP20 are arranged symmetrically about a virtual straight axis 40 on the chip plane and further an SU 30 of a storage control unit is arranged in an area containing the straight axis 40. Further, GSs 32, 33 as common caches of the instruction processor IP10, IP20 and common I/Os 34, 35 of the IPs 10 and 20 are arranged symmetrically about the straight axis 40 and also symmetrically about a straight axis 41. Further, double units have instruction units IUs 11, 12 and IUs 21, 22, general arithmetic unit GUs 14, 15 and GUs 24, 25, and floating-point unit FUs 16, 17 and FUs 26, 27 arranged symmetrically about the straight axis 41.
|
