发明名称 DELAY LINE
摘要 PROBLEM TO BE SOLVED: To provide a miniaturized delay line improved in planarity in group delay time and having satisfactory frequency characteristics. SOLUTION: A delay line 1 has one coil divided into four inductors L1 to L4 and LCπtype low-pass filters of four stages, composed of these inductors L1 to L4 and capacitors C1 to C5 are built into a laminate. The inductors L1 to L4 are formed by respectively serially connecting coil conductor patterns L1a to L4d arranged into a matrix shape on insulated sheets 24 to 27. The winding directions of the adjacent inductors L1 to L4 are set so as to be mutually opposite. As a material for the insulated sheets 21 to 31, a nonmagnetic material having a specific inductive capacity 15 or lower is used.
申请公布号 JP2001036372(A) 申请公布日期 2001.02.09
申请号 JP19990202294 申请日期 1999.07.15
申请人 MURATA MFG CO LTD 发明人 TANAKA HIDEAKI
分类号 H03H7/34;H03H7/32;(IPC1-7):H03H7/34 主分类号 H03H7/34
代理机构 代理人
主权项
地址