| 摘要 |
PROBLEM TO BE SOLVED: To provide a synchronization communication bus to transmit data among a plurality of circuit modules connected to a communication bus. SOLUTION: This synchronization communication bus is provided with additional data buses 1, 3, an additional control bus 4 and a bus controller 5. A plurality of circuit modules 32 are connected to the data buses 1, 3 to exchange data with their own register interfaces on each occasion and the bus controller 5 is an independent unit other than a central microprocessor to release a plurality of register interfaces of a selected circuit module among a plurality of the circuit modules 2.
|
