发明名称 Method of reducing incidence of stress-induced voiding in semiconductor interconnect lines
摘要 In a method for forming an interlayer dielectric (ILD) coating on microcircuit interconnect lines of a substrate, a SiON layer is formed by using plasma-enhanced chemical vapor deposition. The deposition using a plasma formed of nitrogen, nitrous oxide, and silane gases, with the gases being dispensed at regulated flow rates and being energized by a radio frequency power source. The plasma reacts to form SiON which is deposited on a semiconductor substrate. During deposition, silane flow rates are regulating and reducing to less than sixty standard cubic centimeters per minute, thereby reducing the incidence of stress-induced voiding in the underlying interconnect lines. During deposition adjustments are made in deposition temperature and process pressure to control the characteristics of the SiON layer. The SiON layer is tested for acceptable optical properties and acceptable SiON layers are coated with a SiO2 layer to complete formation of the ILD. Once the ILD is formed the substrate is in readiness for further processing.
申请公布号 US6174743(B1) 申请公布日期 2001.01.16
申请号 US19980208623 申请日期 1998.12.08
申请人 ADVANCED MICRO DEVICES, INC. 发明人 PANGRLE SUZETTE K.;BESSER PAUL R.;NGO MINH VAN
分类号 H01L21/314;H01L21/316;H01L21/768;(IPC1-7):H01L21/31;H05H1/24 主分类号 H01L21/314
代理机构 代理人
主权项
地址